(54) DATA COLLECTOR IN CONTROL UNIT

(11) 2-310784 (A)

(43) 26.12.1990 (19) IP


(21) Appl. No. 64-133564 (22) 26.5.1989

(71) MAZDA MOTOR CORP (72) MOTOYASU DENNO

(51) Int. Cl⁵. G06F15/74,F02B77/00,G01D7/00//B60R16/02

PURPOSE: To perform data collection for the outside with simple constitution by storing switch information for identifying the necessity of the data collection in an external RAM corresponding to each address of a storage area.

CONSTITUTION: The switch information to identify the necessity of performing the data collection is stored in the RAM 24 of a data collection timing generator 18 conforming to each address of the storage area of a ROM 8 in which each instruction of an engine control program is recorded, and when those instructions are accessed, it is judged whether or not the data collection should be performed by referring to the switch information in the RAM 24. Thereby, since plural kinds of instructions used as a condition to take the timig to collect data of an engine control unit 4 for the outside exist, the data collection for the outside can be performed by storing desired switch information in the RAM 24 in advance with a collection tool controller 20 even when plural addresses of the storage area in which those instructions are stored exist.



12: address (A) bus/data (D) bus. 14: DPRAM for data collection. 16: DPRAM control means. 22: floppy disk. 28A: collection tool address bus. 28D: collection tool data bus. a: data collection completion signal. b: data collection timing signal

(54) INTERNAL DATA COLLECTOR IN CONTROL UNIT

(11) 2-310785 (A)

(43) 26.12.1990 (19) JP


(21) Appl. No. 64-133565 (22) 26.5.1989

(71) MAZDA MOTOR CORP (72) MOTOYASU DENNO

(51) Int. Cl⁵. G06F15/74,F02B77/00,G01D7/00//B60R16/02

PURPOSE: To prevent new information and old information from being mixed in a RAM by storing switch information to identify whether or not data collection should be permitted at each access timing in a RAM corresponding to the address of each storage area.

CONSTITUTION: The switch information to identify whether or not the data collection should be permitted at each access timing by which each storage area of the RAM 10 is accessed in an engine control unit 4 is stored in the RAM 26 corresponding to the address of each storage area. Also, when either the storage areas is accessed with a collection judging means 28, the permission of the data collection is judged by referring to the switch information in the RAM 26, and when it is not permitted, no data collection is performed at that collection timing. Thereby, it is possible to prevent the data collection from being performed during updating data of two byte length, and to prevent the new and old information of the collection data from being mixed.



12: address(A) bus/data(D) bus. 14: DPRAM for data collection. 16: DPRAM control means. 18: collection timing generator. 20: collection tool controller. 22: floppy disk. 24 timer. 32b: collection tool address bus. 32D: collection tool data bus. a: collection completion signal

(54) MICROCOMPUTER

(11) 2-310786 (A)

(43) 26.12.1990 (19) JP


(21) Appl. No. 64-133635 (22) 26.5.1989

(71) NEC IC MICROCOMPUT SYST LTD (72) KAZUYOSHI KUWABARA

(51) Int. Cls. G06F15/78

PURPOSE: To enable a program to be written on or read from a memory from the outside by providing a selector in the inside of a microcomputer.

CONSTITUTION: When an ordinary mode is designated by a mode signal 17. the selector 5 selects a bus so as to perform the delivery of a signal with an external address/data bus 7 to only a CPU 2, and the selector 16 connects a bus 13 for address control signal for the memory 11 to a bus 15 for address control signal from the CPU 2, and connects a data bus 12 to a data bus 14 from the CPU 2. Also, when a memory access mode is set, the selector 5 separates the external address/data bus 7 from the CPU 2, and connects it to the selector 16, and the selector 16 separates the CPU 2 from the memory 11, and connects a bus 10 for address control signal to the bus 13 for address control signal, and connects a data bus 9 to a data bus 12. In such a way, access from the outside to the memory of the microcomputer I can be permitted.



PATENT OFFICE (JP)

Published Unexamined Patent Application (A) Japanese patent Laid-Open No. Hei 2-310786

Laid-Open Date: December 26, 1990

Reference No.

Int. Cl.5 Identification No.

G06F 15/78 510C

9072-5B

Request for Examination: Not requested

No. of claims: 1 (Total 4 pages)

Title of the Invention: Microcomputer

Japanese Patent Application No. Hei 1-133635

Application Date: May 26, 1989

Inventor:

Kazuetsu Kuwabara

c/o Nippon Denki IC Microcomputer System Co.

7-15, Shiba 5-chome, Minato-ku, Tokyo

Applicant:

Nippon Denki IC Microcomputer System Co.

7-15, Shiba 5-chome, Minato-ku, Tokyo

Agent:

Patent Attorney

Susumu Uchihara

SPECIFICATION

Title of the Invention

Microcomputer

What is Claimed is:

A microcomputer device wherein a nonvolatile read-only memory and a processing unit are integrated in said device and said processing unit is capable of being accessed from an external, said microcomputer device characterized in that said microcomputer device comprises:

a first selector provided between said memory and said processing unit and used for selecting either said processing unit or said external as a subject to access said memory;

a second selector for selecting either said processing unit or said first selector as a component to be connected to an input/output bus when accessing to said microcomputer from external; and

input means for inputting a control signal for controlling said first and second selectors.

Detailed Description of the Invention
[Field of the Invention]

The present invention relates to a microcomputer. More particularly, the present invention relates to a microcomputer called a single-chip microcomputer including an embedded nonvolatile read-only memory.

[Description of the Prior Art]

With miniaturization of equipment taking place in recent years, a broad range of small-size systems such as particularly home appliances employ a single-chip microcomputer which includes a memory required by the microcomputer device and embedded in the device in order to reduce the mounting area.

The types of nonvolatile read-only memory embedded in a single-chip microcomputer have been developed as various kinds of products starting with the first mask ROM followed by a PROM (Programmable Read-Only Memory), an EPROM (an ultraviolet-ray Erasable PROM) and an EEPROM (Electrically Erasable PROM).

A program is written into these nonvolatile memories except the ROM by using a special writer apparatus called a PROM writer. Even if the microcomputer includes a means for exchanging data to an external, the operation to write a program into these nonvolatile memory must be carried out in a way independent of the means. Thus, such an operation can not be carried out on a system using the microcomputer. In addition, the program stored in the memory embedded in the microcomputer is not capable of reading out to the external.

In the case of an EEPROM, there are some microcomputers which allow data to be written into the EEPROM embedded in the microcomputer in a system without using a ROM writer. In this case, however, the data to be written is limited to data used by an operation processing unit employed in the microcomputer. That is, a program can not be written into the

EEPROM.

[Problems to be Solved by the Invention]

In the conventional microcomputer described above, a program can not be written into a nonvolatile memory embedded in the microcomputer in a system using the microcomputer. Thus, the conventional microcomputer has a shortcoming that it is impossible to carry out processing to correct a program in a system and to let another microcomputer execute, a variety of programs written into the microcomputer as a program.

In addition, a recent microcomputer has an improved speed of internal processing which causes a problem that the speed can not be implemented by a combination device such as an in-circuit emulator. It is thus desirable to provide a single-chip microcomputer which allows a program to be written thereto in a system.

It is thus an object of the present invention to provide a microcomputer which solves the problems described above by allowing a program to be written and read out into and from the microcomputer also by an external device.

[Means for Solving the Problems]

In a microcomputer device provided by the present invention, a nonvolatile read-only memory and an operation processing unit are integrated in said device and said processing unit is capable of being accessed from an external, said microcomputer device comprising: a first

selector provided between said memory and said processing unit and used for selecting either said processing unit or said external as a subject to access said memory; a second selector for selecting either said processing unit or said first selector as a component to be connected to an input/output bus when accessing to said microcomputer from said external; and input means for inputting a control signal for controlling said first and second selectors.

[Description of the Preferred Embodiments]

Next, preferred embodiments of the present invention are described by referring to diagrams.

Fig. 1 is a block diagram showing a first embodiment of the present invention.

As shown in Fig. 1, a microcomputer 1 comprises components integrated therein, namely, a processing unit (referred to hereafter as a CPU) 2, a memory (EEPROM) 11, a selector (first selector) 16 provided between the CPU 2 and the memory 11, a selector (second selector) 5 provided between an input/output bus and the CPU 2 and an input circuit for inputting a mode signal 17 for controlling the selectors 5 and 16.

Next, the operation of the microcomputer 1 is explained. First of all, an operating mode is designated by using the mode signal 17 from an external. In a normal mode, the selector 5 selects the CPU 2 as a component to exchange signals with an external address/data bus 7. In this mode, an address/control signal bus 8 is connected to the CPU 2 by an address/control signal bus 4 and a data bus 6 is connected to the CPU

2 by a data bus 3.

In this mode, an-address/control signal bus 13 of the memory 11 is connected by the selector 16 to an address/control signal bus 15 of the CPU 2 and a data bus 12 of the memory 11 is connected by the selector 16 to a data bus 14 of the CPU 2. In this mode, the CPU 2 is thus capable of making an access to the memory 11 and data can exchange between the CPU 2 and the external.

The following description explains an operation for accessing the memory 11 from the external of the microcomputer 1. First of all, a memory-access mode is set by the mode signal 17 as an operating mode. In this mode, the selector 5 disconnects the CPU 2 from the external address/data bus 7, connecting the selector 16 to the bus 7. In this state, the address/control signal bus 8 is connected to the selector 10 and the data bus 6 is connected by the data bus 9. At the same time, the selector 16 disconnects the CPU 2 from the memory 11, connecting the address/control signal bus 10 to the address/control signal bus 13 and the data bus 9 to the data bus 12. As a result, the memory 11 is capable of accessing from the external of the microprocessor in accordance with predetermined control.

Fig. 2 is a block diagram showing a second embodiment of the present invention. The second embodiment is different from the first embodiment in that, in the case of the first embodiment, the mode signal 17 is generated from an external of the microcomputer 1 to set an operating mode while, in the case of the second embodiment, the memory 11 can always be accessed from the CPU 2 and the external.

In order to make the memory 11 accessible from the CPU 2 and the external, an access adjustment unit 22 is provided. When the memory 11 is being accessed by one of the CPU 2 and the external, the access adjustment unit 22 outputs a busy signal to the other to prevent simultaneous accesses. It makes possible to access the memory 11 by issuing an access request to the access adjustment unit 22 when no busy signal outputs. The busy signal 20 and the access request signal 21 respond to the access request from the external. The busy signal 19 and the access request signal 18 respond to the request from the CPU 2. The access adjustment unit 22 controls connections by outputting a mode signal 23 to the selector 5 and a mode signal 24 to the selector 16 on the basis of these access request signals, and issues the busy signal to non-access side. Operations carried out thereafter are the same as those of the first embodiment.

[Effects of the Invention]

As described above, a microcomputer is provided with selectors embedded therein, thus it is possible to write and read out program into and from the embedded nonvolatile read-only memory from and to the external. As a result, there is an effect that it is possible to refer and change the contents of the program while assembled in a system.

Brief Description of the Drawings

Fig. 1 is a block diagram showing a first embodiment of the present invention; and

Fig. 2 is a block diagram showing a second embodiment of the present invention.

List of Reference Numeral

1 and 1a Microcomputer

2 Processing unit (CPU)

3, 6, 9, 12 and 14 Data bus

4, 8, 10, 13 and 15 Address/control signal bus

5 and 16 Selector

7 External address/data bus

11 Memory

17, 23 and 24 Mode signal

18 and 21 Access request signal

19 and 20 Busy signal

22 Access adjustment unit

⑩日本国特許庁(JP)

①特許出額公開

母公開特許公報(A) 平2-310786

®Int. Cl. 3

識別記号 庁内签理番号

❷公開 平成2年(1990)12月26日

G 06 F 15/78

510 C

9072-5B

審査翻求 未請求 請求項の数 1 (全4頁)

9発明の名称 マイクロコンピュータ

⑨符 頸 平1-133635

御発明者 桒原

一 悦

東京都港区芝5丁目7番15号 日本電気アイシーマイコン

システム株式会社内

の出 顋 人 日本電気アイシーマイ

神奈川県川崎市中原区小杉町1丁目403番53

コンシステム株式会社

砂代 理 人 弁理士 内 原 召

明超音

茂明の名称

マイクロコンピュータ

特許新来の範囲

発明の評細な説明

〔産業上の利用分野〕

本発明はマイクロコンピュータに関し、特に不 揮発性の設出し専用のメモリを内蔵したシングル チャブマイクロコンピュータと呼ばれるマイクロ コンピュータに関する。

〔従来の技術〕

近年、機器の小形化に伴い、必要とするメモリを同一デバイス上に無視し、実装面積を小さくできるシングルチップマイクロコンピュータが、特に来電製品などの小形システムで変んに用いられるようになっている。

このシングルチップマイクロコンピュータに集材される不堪発性の設出し専用メモリの展類も、当初のマスクROMから発展して、PROM(アログラマブルROM)、EFROM(紫外銀消去可能PROM)。EEPROM(電気的消去可能PROM)まで各種の製品が開発されている。

これらの不存免性メモリに対するプログラムの 舎込みは、マスクROMを除きPROMライタと

特間平2-310786(2)

呼ばれる専用の容込み器を用いて行われる。この 客込みは、マイクロコンピュータが外部に対して データの便受を行う手段を有している場合でも、 それとは無関係に行うよう構成されている。従っ て、マイクロコンピュータを使用するシステム上 で書込みを行うことはできないし、外部に対して プログラムの読出しを行うこともできない。

EEPROMを用いた場合には、ROMライタを用いずにシステム上で書込みが行える質品もあるが、これはマイクロコンピュータ内の漢葉処理部で使用するデータにとどまり、プログラムを書き込むことはできない。

(発明が解決しようとする誤題)

上途した従来のマイクロコンピュータでは、プログラムの書込みをマイクロコンピュータを使用するシステム上で行うことができないため、システム上でアログラムの修正を行ったり、騒々のアログラムを一つのマイクロコンピュータに要き込んだアログラムを他のマイクロコンピュータに実行させるなどの処置ができない欠点がある。

本発明の目的は、上述の欠点を除去し、外部からもプログラムの書込み及び読出しができるマイクロコンピュータを提供することである。 (選題を解決するための手段) 本発明のマイクロコンピュータは、不祥発性の 読出し専用のメモリと演算処理感とが同一デバイ

芝に、最近はマイクロコンピュータの内部演算

の処理速度が向上しており、マイクロコンピュー

2内で実現できる処理速度も、インサーキットエ

ミュレータなどの組合せ装置では実現できないと

いう同想もでてきており、システム上でプログラ

ムの書込みができるシングルチップマイクロコン

ピュータの実現が望まれている.

換院するか前記第1のセレクタと接続するかを選択する第2のセレクタと、前記第1のセレクタ及び第2のセレクタを科費する制質信号の入力手段とを還えて構成されている。

(実能例)

1

次に、本発明の実施例について図問を参照して 説明する。

第1回は本発明の第1の実施例のプロック図で また

第1図のマイクロコンピュータ1には、演算処理部 (以下CPUとする) 2と、メモリ (BEPROM) 11と、CPU2とメモリ11との同に設けられたセレクタ (第1のセレクタ) 16と、 入出力パスとCPU2との同に設けられたセレクタ (第2のセレクタ) 5と、セレクタ5、16を 朝鮮するモード信号17の入力回路とが無償されている。

次にその効作につき説明する。まず、外部から モード信号17により動作モードを指定する。通 ポモードが指定された場合は、セレクタ5は外部 アドレス・データバスでとの信号の設受をCPU 2に対してのみ行うようにバスを選択する。すな わち、アドレス・制御信号用バス8はアドレス・ 制御信号用バス4を通してCPU2に接続され、 データバス6はデータバス3を通してCPU2に 接続される。

関時にセレクタ16はメモリ11に対するアドレス・制御信号用バス13をCPU2からのアドレス・制御信号用バス15に、データバス12をCPU2からのデータバス14に投稿する。これにより、CPU2はメモリ11にアクセスすることができ、更に外部とCPU2間でもデータのほ気が行える。

次にメモリト」に対してマイクロコンピュータ外部からアクセスする場合について説明する。まず、動作モードをモード信号トでによりメモリアクセスモードに設定する、このモードが指定されるとセレクタラは外部アドレス・データバスでもCPU2から切り渡しセレクタ16に設根する。これによりアドレス・創御信号用バス8はアドレ

特問平2-310786 (3)

ス・制御信号用バス10に、データバス6はデータバス9に投税されることになる。同時にセレクタ16はCPU2をメモリ11から切り難し、アドレス・制御信号用パス10をアドレス・制御信号用パス13に、データバス9をデータバス12に投続する。この結果、マイクロコンピェータ1の外部からメモリ11に対して所定の制御に従ってアクセスできるようになる。

第2図は本発明の第2の実施例のプロック図である。第1の実施例と異なる点は、第1の実施例ではモード信号17が外部から与えられ、それに従って動作モードが一つに確定したが、第2の実施例では常にどちらからでもアクセスできるようになっていることである。

そのためアクセス調整都22が設けらている。 アクセス調整部22は、一方からアクセスが行われている場合に、他方にビジー信号を出して重複 を避けるように調整する。メモリー1に対するア クセスは、ビジー信号が出ていないときにアクセ ス要求をアクセス調整部22に発行することによ

(発明の効果)

以上説明したように、本発明は、マイクロコンピュータの内部にセレクタを有し、内践する不福 死性の説出し専用のメモリに対して外部からアログラムの書込み及び読出しが行えるので、システムに英装した状態でアログラムの内容を参照したり変更したりできる効果がある。


図面の青単な説明


第1回は本発明の第1の実施例のブロック図。

第2回は第2の実施所のプロック団である。

1.1a……マイクロコンピュータ、2……演算処理節(CPU)、3.6.9.12,14 ……データパス、4.8.10,13.15…… アドレス・制御信号用バス、5.16……セレク タ、7……外部アドレス・データバス、11…… メモリ、17、23,24……モード信号。 18,21……アクセス要求信号、19,20 ……ビジー信号、22……アクセス調告部。

代理人 弁理士 內 原 音





This Page is inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

况	BLACK BORDERS
	IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
	FADED TEXT OR DRAWING
B	BLURED OR ILLEGIBLE TEXT OR DRAWING
	SKEWED/SLANTED IMAGES
	COLORED OR BLACK AND WHITE PHOTOGRAPHS
	GRAY SCALE DOCUMENTS
	LINES OR MARKS ON ORIGINAL DOCUMENT
	REPERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
	OTHER:

IMAGES ARE BEST AVAILABLE COPY.
As rescanning documents will not correct images problems checked, please do not report the problems to the IFW Image Problem Mailbox